Docket No. 1374.40724X00

Appln. No. 09/974,814

May 3, 2006

## **AMENDMENTS TO THE CLAIMS:**

The following listing of claims replaces all prior versions, and listings, of claims in the application.

## **LISTING OF CLAIMS**:

- 1. (Withdrawn) A method of fabricating a semiconductor integrated circuit device that has a standby current of 5  $\mu$ A or below in tests of operation at 90°C and has MISFETs formed on the main surface of a semiconductor substrate, comprising the steps of:
  - (a) forming a gate-insulating film on said semiconductor substrate;
- (b) forming a gate electrode by patterning the silicon film deposited on said gate insulating film;
- (c) forming the source/drain regions on both sides of said gate electrode by injecting impurities into the semiconductor substrate;
- (d) sputter-etching away the top of said semiconductor substrate to 2.5 nm or less below the surface of said semiconductor substrate;
  - (e) forming a metal film on said source/drain regions;
- (f) forming a metallic silicide layer where said source/drain regions are in contact with said metal film; and
  - (g) removing that part of said metal film which did not react in step (f).
  - 2. (Cancelled).
- 3. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 1, wherein said sputter etching is carried out after the

Docket No. 1374.40724X00

Appln. No. 09/974,814

May 3, 2006

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

4. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein said sputter etching is Ar sputter etching.

5. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein said metal film is a film of Co.

6. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein said MISFETs configure an SRAM memory

cell.

7. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein the metal forming step is performed, under

near-vacuum conditions, in the same apparatus in which said sputter etching has

been carried out.

8. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that has a standby current of 5 µA or below in tests of operation at 90°C and

has MISFETs formed on the main surface of a semiconductor substrate, comprising

the steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode by patterning the silicon film deposited on said

gate insulating film;

May 3, 2006

(c) forming the source/drain regions on both sides of said gate electrode by injecting impurities into the semiconductor substrate;

sputter-etching away the top of said semiconductor substrate to 2.5 nm (d)

or less below the surface of said semiconductor substrate;

forming a metal film on said source/drain regions and on said gate

electrode;

(e)

(f) forming a metallic silicide layer where said source/drain regions are in

contact with said metal film, and

removing that part of said metal film which did not react in step (f). (g)

9. (Cancelled).

10. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

11. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein said sputter etching is Ar sputter etching.

12. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein said metal film is a film of Co.

May 3, 2006

13. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein said MISFETs configure an SRAM memory

cell.

14. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein the metal film forming step is performed, under

near-vacuum conditions, in the same apparatus in which said sputter etching has

been carried out.

15. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device and has MISFETs formed on the main surface of a semiconductor substrate

which has a standby current of 1.5 µA or below in actual operation, comprising the

steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode by patterning the silicon film deposited on said

gate insulating film;

(c) forming the source/drain regions on both sides of said gate electrode

by injecting impurities into the semiconductor substrate;

sputter-etching away the top of said semiconductor substrate to 2.5 nm (d)

or less below the surface of said semiconductor substrate;

forming a metal film on said source/drain regions; (e)

(f) forming a metallic silicide layer where said source/drain regions are in

contact with said metal film; and

(g) removing that part of said metal film which did not react in step (f).

May 3, 2006

16. (Cancelled).

17. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 15, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

18. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 15, wherein said sputter etching is Ar sputter etching.

19. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 15, wherein said metal film is a film of Co.

20. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 15, wherein said MISFETs configure an SRAM memory

cell.

21. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 15, wherein the metal forming step is performed, under

near-vacuum conditions, in the same apparatus in which said sputter etching has

been carried out.

22. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that has a standby current of 1 .5 µA or below in actual operation and has

May 3, 2006

MISFETs formed on the main surface of a semiconductor substrate, comprising the steps of:

- (a) forming a gate-insulating film on said semiconductor substrate;
- (b) forming a gate electrode by patterning the silicon film deposited on said gate insulating film;
- (c) forming the source/drain regions on both sides of said gate electrode by injecting impurities into the semiconductor substrate;
- (d) sputter-etching away the top of said semiconductor substrate to 2.5 nm or less below the surface of said semiconductor substrate;
- (e) forming a metal film on said source/drain regions and on said gate electrode;
- (f) forming a metallic silicide layer where said source/drain regions are in contact with said metal film, and
  - (g) removing that part of said metal film which did not react in step (f).
  - 23. (Cancelled).
- 24. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 22, wherein said sputter etching is carried out after the surface of said semiconductor substrate has been cleaned by using hydrofluoric acid as a cleaning agent.
- 25. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 22, wherein said sputter etching is Ar sputter etching.

May 3, 2006

26. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 22, wherein said metal film is a film of Co.

27. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 22, wherein said M1SFETs configure an SRAM memory

cell.

28. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 22, wherein the metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

29. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that is battery-driven and has MISFETs formed on the main surface of a

semiconductor substrate, comprising the steps of:

forming a gate-insulating film on said semiconductor substrate; (a)

forming a gate electrode by patterning the silicon film deposited on said (b)

gate insulating film;

forming the source/drain regions on both sides of said gate electrode (c)

by injecting impurities into the semiconductor substrate;

sputter-etching away the top of said semiconductor substrate to 2.5 nm (d)

or less below the surface of semiconductor substrate;

forming a metal film on said source/drain regions; (e)

forming a metallic silicide layer where said source/drain regions are in (f)

contact with said metal film; and

May 3, 2006

(g) removing that part of said metal film which did not react in step (f).

30. (Cancelled).

31. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

32. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein said sputter etching is Ar sputter etching.

33. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein said metal film is a film of Co.

34. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein said MISFETs configure an SRAM memory

cell.

35. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein the metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

May 3, 2006

36. (Withdrawn) A method of fabricating a semiconductor integrated circuit device that is battery-driven and has MISFETs formed on the main surface of a semiconductor substrate, comprising the steps of:

- (a) forming a gate-insulating film on said semiconductor substrate;
- (b) forming a gate electrode by patterning the silicon film deposited on said gate insulating film;
- (c) forming the source/drain regions on both sides of said gate electrode by injecting impurities into the semiconductor substrate;
- (d) sputter-etching away the top of semiconductor substrate to 2.5 nm or less below the surface of said semiconductor substrate;
- (e) forming a metal film on said source/drain regions and on said gate electrode;
- (f) forming a metallic silicide layer where said source/drain regions are in contact with said metal film, and
  - (g) removing that part of said metal film which did not react in step (f).
  - 37. (Cancelled).
- 38. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 36, wherein said sputter etching is carried out after the surface of said semiconductor substrate has been cleaned by using hydrofluoric acid as a cleaning agent.
- 39. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 36, wherein said sputter etching is Ar sputter etching.

May 3, 2006

40. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 36, wherein said metal film is a film of Co.

41. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 36, wherein said MISFETs configure an SRAM memory

cell.

42. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 36, wherein the metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

43. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that has MISFETs formed on the main surface of a semiconductor substrate.

comprising the steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode with a width of 0.18 μm or less by patterning

the silicon film that has been deposited on said gate-insulating film;

(c) forming the source/drain regions on both sides of said gate electrode

by injecting impurities into the semiconductor substrate;

(d) sputter-etching away the top of said semiconductor substrate to 2.5 nm

or less below the surface of said semiconductor substrate;

(e) forming a metal film on said source/drain regions;

May 3, 2006

(f) forming a metallic silicide layer with a thickness of 20 to 40 nm where

said source/drain regions are in contact with said metallic film, and

(g) removing that part of said metal film which did not react in step (f).

44. (Cancelled).

45. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 43, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

46. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 43, wherein said sputter etching is Ar sputter etching.

47. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 43, wherein said metal film is a film of Co.

48. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 43, wherein said MISFETs configure an SRAM memory

cell.

49. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 43, wherein the metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

50. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that is battery-driven and has MISFETs formed on the main surface of a

semiconductor substrate, comprising the steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode with a width of 0.18 pm or less by patterning

the silicon film that has been deposited on said gate-insulating film;

(c) forming the source/drain regions on both sides of said gate electrode

by injecting impurities into the semiconductor substrate;

(d) sputter-etching away the top of said semiconductor substrate and said

gate electrode to 2.5 nm or less below the surface of said semiconductor substrate;

(e) forming a metal film on said source/drain regions and on said gate

electrode;

(f) forming a metallic silicide layer with a thickness of 20 to 40 nm where

said source/drain regions are in contact with said metallic film, and

(g) removing that part of said metal film which did not react in step (f).

51. (Cancelled).

52. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 50, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

Docket No. 1374.40724X00

Appln. No. 09/974,814

May 3, 2006

53. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 50, wherein said sputter etching is Ar sputter etching.

54. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 50, wherein said metal film is a film of Co.

55. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 50, wherein said MISFETs configure an SRAM memory

cell.

56. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 50, wherein the a metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

57. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that has MISFETs formed on the main surface of a semiconductor substrate,

comprising the steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode with a width of 0.18 μm or less by patterning

the silicon film that has been deposited on said gate-insulating film;

(c) forming the source/drain regions on both sides of said gate electrode

by injecting impurities into the semiconductor substrate;

(d) sputter-etching away the top of said semiconductor substrate to 2.5 nm

or less below the surface of said semiconductor substrate;

May 3, 2006

(e) forming a metal film on said source/drain regions;

(f) forming a metallic suicide layer with sheet resistance of  $5\Omega$  to  $12\Omega$ ,

where said source/drain regions are in contact with said metal film, and

(g) removing that part of said metal film which did not react in step (f).

58. (Cancelled).

59. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein said sputter etching is carried out after the

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

60. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein said sputter etching is Ar sputter etching.

61. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein said metal film is a film of Co.

62. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein said MISFETs configure an SRAM memory

cell.

63. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein the metal film forming step is performed,

May 3, 2006

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

64. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device that is battery-driven and has MISFETs formed on the main surface of a

semiconductor substrate, comprising the steps of:

(a) forming a gate-insulating film on said semiconductor substrate;

(b) forming a gate electrode with a width of 0.18 µm or less by patterning

the silicon film that has been deposited on said gate-insulating film;

(c) forming the source/drain regions on both sides of said gate electrode

by injecting impurities into the semiconductor substrate;

(d) sputter-etching away the top of said semiconductor substrate and on

said gate electrode to 2.5 nm or less below the surface of said semiconductor

substrate;

(e)

forming a metal film on said source/drain regions and on said gate

electrode;

(f) forming a metallic silicide layer with sheet resistance of  $5\Omega$  to  $12\Omega$ ,

where said source/drain regions are in contact with said metal film, and

(g) removing that part of said metal film which did not react in step (f).

65. (Cancelled).

66. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 64, wherein said sputter etching is carried out after the

Docket No. 1374.40724X00

Appln. No. 09/974,814

May 3, 2006

surface of said semiconductor substrate has been cleaned by using hydrofluoric acid

as a cleaning agent.

67. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 64, wherein said sputter etching is Ar sputter etching.

68. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 64, wherein said metal film is a film of Co.

69. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 64, wherein said MISFETs configure an SRAM memory

cell.

70. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 64, wherein the metal film forming step is performed,

under near-vacuum conditions, in the same apparatus in which said sputter etching

has been carried out.

71. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein said source/drain regions formed on both

sides of the gate electrode include first source/drain regions, and wherein the

method includes the further steps, between steps (c) and (d), of:

(c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and

(c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by

injecting impurities into the semiconductor substrate, wherein said second

May 3, 2006

source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second

source/drain regions.

72. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as claimed in claim 71, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

73. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 72, wherein said metallic silicide layer is positioned such

that current leakage between said metallic suicide layer and a junction formed by

said first source/drain regions and said semiconductor substrate is prevented.

74. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 1, wherein said metallic suicide layer has a thickness of

20 to 40 nm.

75. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 74, wherein said metal film is a cobalt film.

76. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 8, wherein said source/drain regions formed on both

sides of the gate electrode include first source/drain regions, and wherein the

method includes the further steps, between steps (c) and (d), of:

forming sidewalls on side surfaces of said gate electrode; and  $(C_1)$ 

May 3, 2006

(c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.

- 77. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as claimed in claim 76, wherein said metal film is formed in contact with said second source/drain regions and not in contact with said first source/drain regions.
- 78. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 77, wherein said metallic silicide layer is positioned such that current leakage between said metallic silicide layer and a junction formed by said first source/drain regions and said semiconductor substrate is prevented.
- 79. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 15, wherein said source/drain regions formed on both sides of the gate electrode include first source/drain regions, and wherein the method includes the further steps, between steps (c) and (d), of:
  - (c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and
- (c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.

May 3, 2006

80. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as claimed in claim 79, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

81. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 80, wherein said metallic silicide layer is positioned such

that current leakage between said metallic silicide layer and a junction formed by

said first source/drain regions and said semiconductor substrate is prevented.

82. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 22, wherein said source/drain regions formed on both

sides of the gate electrode include first source/drain regions, and wherein the

method includes the further steps, between steps (c) and (d), of:

(c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and

(c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by

injecting impurities into the semiconductor substrate, wherein said second

source/drain regions have a higher impurity concentration than that of the first

source/drain regions, and wherein said metal film is formed on said second

source/drain regions.

83. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as claimed in claim 82, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

May 3, 2006

84. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 83, wherein said metallic suicide layer is positioned such

that current leakage between said metallic silicide layer and a junction formed by

said first source/drain regions and said semiconductor substrate is prevented.

85. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 29, wherein said source/drain regions formed on both

sides of the gate electrode include first source/drain regions, and wherein the

method includes the further steps, between steps (c) and (d), of:

forming sidewalls on side surfaces of said gate electrode; and  $(C_1)$ 

forming second source/drain regions at sides of the sidewalls by  $(C_2)$ 

injecting impurities into the semiconductor substrate, wherein said second

source/drain regions have a higher impurity concentration than that of the first

source/drain regions, and wherein said metal film is formed on said second

source/drain regions.

86. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as claimed in claim 85, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

(Withdrawn) A method of fabricating a semiconductor integrated circuit 87.

device, as defined in claim 86, wherein said metallic silicide layer is positioned such

that current leakage between said metallic suicide layer and a junction formed by

said first source/drain regions and said semiconductor substrate is prevented.

May 3, 2006

88. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 36, wherein said source/drain regions formed on both sides of the gate electrode include first source/drain regions, and wherein the method includes the further steps, between steps (c) and (d), of:

- (c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and
- (c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.
- 89. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as claimed in claim 88, wherein said metal film is formed in contact with said second source/drain regions and not in contact with said first source/drain regions.
- 90. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 89, wherein said metallic suicide layer is positioned such that current leakage between said metallic silicide layer and a junction formed by said first source/drain regions and said semiconductor substrate is prevented.
- 91. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 43, wherein said source/drain regions formed on both sides of the gate electrode include first source/drain regions, and wherein the method includes the further steps, between steps (c) and (d), of:
  - (c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and

May 3, 2006

(c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.

- 92. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as claimed in claim 91, wherein said metal film is formed in contact with said second source/drain regions and not in contact with said first source/drain regions.
- 93. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 92, wherein said metallic silicide layer is positioned such that current leakage between said metallic silicide layer and a junction formed by said first source/drain regions and said semiconductor substrate is prevented.
- 94. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 50, wherein said source/drain regions formed on both sides of the gate electrode include first source/drain regions, and wherein the method includes the further steps, between steps (c) and (d), of:
  - (c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and
- (c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.

May 3, 2006

95. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as claimed in claim 94, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

96. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 95, wherein said metallic suicide layer is positioned such

that current leakage between said metallic silicide layer and a junction formed by

said first source/drain regions and said semiconductor substrate is prevented.

97. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 57, wherein said source/drain regions formed on both

sides of the gate electrode include first source/drain regions, and wherein the

method includes the further steps, between steps (c) and (d), of:

(c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and

(c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by

injecting impurities into the semiconductor substrate, wherein said second

source/drain regions have a higher impurity concentration than that of the first

source/drain regions, and wherein said metal film is formed on said second

source/drain regions.

98. (Withdrawn) A method of fabricating a semiconductor integrated circuit

device, as claimed in claim 97, wherein said metal film is formed in contact with said

second source/drain regions and not in contact with said first source/drain regions.

May 3, 2006

99. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 98, wherein said metallic silicide layer is positioned such that current leakage between said metallic silicide layer and a junction formed by said first source/drain regions and said semiconductor substrate is prevented.

- 100. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 64, wherein said source/drain regions formed on both sides of the gate electrode include first source/drain regions, and wherein the method includes the further steps, between steps (c) and (d), of:
  - (c<sub>1</sub>) forming sidewalls on side surfaces of said gate electrode; and
- (c<sub>2</sub>) forming second source/drain regions at sides of the sidewalls by injecting impurities into the semiconductor substrate, wherein said second source/drain regions have a higher impurity concentration than that of the first source/drain regions, and wherein said metal film is formed on said second source/drain regions.
- 101. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as claimed in claim 100, wherein said metal film is formed in contact with said second source/drain regions and not in contact with said first source/drain regions.
- 102. (Withdrawn) A method of fabricating a semiconductor integrated circuit device, as defined in claim 101, wherein said metallic silicide layer is positioned such that current leakage between said metallic silicide layer and a junction formed by said first source/drain regions and said semiconductor substrate is prevented.

Docket No. 1374.40724X00 Appln. No. 09/974,814 <u>May 3, 2006</u>

- 103. (Currently amended) A method of fabricating a semiconductor integrated circuit device, comprising the steps of:
  - (a) forming an isolating element in a semiconductor substrate;
  - (b) forming a first insulating film on the semiconductor substrate;
- (c) forming a conductive film on said first insulating film and said isolating element, the conductive film having a width of 0.18 μm or less;
- (d) forming first semiconductor regions in said semiconductor substrate self-aligned with said conductive film;
- (e) forming second insulating films on side surfaces of said conductive film;
- (f) forming second semiconductor regions, having a greater impurity concentration than that of said first semiconductor regions, in said semiconductor substrate, self-aligned with said second insulating films;
- (g) removing the top of said semiconductor substrate to 1 nm-2 nm2.5 nm or less below the surface of said semiconductor substrate by Ar sputter-etching, and removing the top of said conductive film to 1 nm-2 nm2.5 nm or less below the surface of the conductive film by Ar sputter-etching; and
- h) forming cobalt silicide layers in said surface of said semiconductor regions and said conductive film,

wherein said cobalt silicide layers are not in contact with junctions formed by said first semiconductor regions and said semiconductor substrate, and

wherein said cobalt silicide layers are positioned such that current leakage between said silicide layers and junctions formed by the first semiconductor regions and said semiconductor substrate is prevented.

104.-106. (Cancelled).

107. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149</u>103, wherein said sputter etching is carried out after the surface of said semiconductor substrate and said conductive film have been cleaned by using hydrofluoric acid as a cleaning agent.

108. - 109. (Cancelled).

110. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149103</u>, wherein said cobalt silicide layers in the surface of said second semiconductor regions have a thickness of 20-40 nm.

111. (Cancelled).

112. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149103</u>, wherein the top of the conductive film is sputter-etched simultaneously with the sputter-etching away the top of said semiconductor substrate.

113. (Cancelled).

May 3, 2006

114. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149103</u>, wherein the top of the semiconductor substrate is removed so as to form a recessed section of the semiconductor substrate.

- 115. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149</u>103, wherein the top of the conductive film is recessed by the sputter-etching thereof.
- 116. (Previously presented) A method of fabricating a semiconductor integrated circuit device, as defined in claim 115, wherein the top of the semiconductor substrate is removed so as to form a recessed section of the semiconductor substrate.
- 117. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149</u>103, wherein the depth of said first semiconductor region is 50 nm or less.
- 118. (Previously presented) A method of fabricating a semiconductor integrated circuit device, as defined in claim 117, wherein the depth of said second semiconductor region is 150 nm or less.

119. - 120. (Cancelled).

- 121. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>117420</u>, wherein said cobalt silicide layers in the surface of said second semiconductor regions have a thickness of 20-40 nm.
  - 122. 123. (Cancelled).
- 124. (Currently amended) A method of fabricating a semiconductor integrated circuit device having a MISFET, comprising the steps of:
  - (a) forming an isolating element in a semiconductor substrate;
- (b) forming a gate insulating film of said MISFET on said semiconductor substrate;
- (c) forming a gate electrode of said MISFET on said gate insulating film and on said isolating element, said gate electrode having a width of 0.18 µm or less;
- (d) forming first source/drain regions of said MISFET in said semiconductor substrate self-aligned with said gate electrode, a depth of said first source/drain regions being 50 nm or less below the surface of said semiconductor substrate;
- (e) forming sidewalls of said MISFET on side surfaces of said gate electrode;
- (f) forming second source/drain regions of said MISFET, having a greater impurity concentration than that of said first source/drain regions, in said semiconductor substrate, self-aligned with said sidewalls, a depth of said second source/drain regions being 150 nm or less below the surface of said semiconductor substrate:

- (g) cleaning the surface of said semiconductor substrate and the surface of said gate electrode by using hydrofluoric acid as a cleaning agent;
- (h) removing the top of said second source/drain regions to 1 nm-2 nm2.5 nm or less below the surface of said semiconductor substrate by Ar sputter-etching, and removing the top of said gate electrode to 1 nm-2 nm2.5 nm or less below the surface of the gate electrode by Ar sputter-etching;
- (i) depositing a cobalt layer over said gate electrode, and first and second source/drain regions, wherein said steps (h) and (i) take place as sequential processes in a same apparatus; and
- (i) forming cobalt silicide layers in said surface of said second source/drain regions and said gate electrode by annealing said cobalt layer,

wherein said cobalt silicide layers are not in contact with junctions formed by said first source/drain regions and said semiconductor substrate, whereby a current leakage between said cobalt silicide layers and said junctions is prevented.

125. – 126. (Cancelled).

- 127. (Currently amended) A method of fabricating a semiconductor integrated circuit device having a MISFET, comprising the steps of:
  - (a) forming an isolating element in a semiconductor substrate;
- (b) forming a gate insulating film of said MISFET on said semiconductor substrate;
- (c) forming a gate electrode of said MISFET on said gate insulating film and on said isolating element, a width of said gate electrode being 0.18 µm or less;

May 3, 2006

(d) forming first source/drain regions of said MISFET in said semiconductor substrate self-aligned with sad gate electrode, a depth of said first source/drain regions being 50 nm or less below the surface of said semiconductor substrate;

- (e) forming sidewalls of said MISFET on side surfaces of said gate electrode:
- (f) forming second source/drain regions of said MISFET, having a greater impurity concentration than that of said first source/drain regions, in said semiconductor substrate, self-aligned with said sidewalls, a depth of said second source/drain regions being 150 nm or less below the surface of said semiconductor substrate;
- (g) removing the top of said second source/drain regions to 1 nm-2 nm2.5 nm or less below the surface of said semiconductor substrate by ArAR sputteretching, and removing the top of said gate electrode by 1 nm-2 nm2.5 nm or less below the surface of said gate electrode by Ar sputter-etching; and
- (h) forming cobalt silicide layers in said surface of said second source/drain regions and said gate electrode,

wherein said cobalt silicide layers are not in contact with junctions formed by said first source/drain regions and said semiconductor substrate, thereby a current leakage between said silicide layers and said junctions is prevented.

128. - 129. (Cancelled).

130. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>151427</u>, wherein said cobalt silicide

layers in the surface of said second semiconductor regions have a thickness of 20-40 nm.

- 131. (Cancelled).
- 132. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>151</u><del>127</del>, wherein the top of the gate electrode is sputter-etched.
- 133. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>149103</u>,

wherein said step (a) comprises:

- (a1) forming a trench in said semiconductor substrate; and
- (a2) depositing a third insulating film in said trench.
- 134. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>150</u><del>124</del>,

wherein said step (a) comprises:

- (a1) forming a trench in said semiconductor substrate; and
- (a2) depositing an insulating film in said trench.
- 135. (Currently amended) A method of fabricating a semiconductor integrated circuit device, as defined in claim <u>151427</u>,

wherein said step (a) comprises:

(a1) forming a trench in said semiconductor substrate; and

May 3, 2006

(a2) depositing an insulating film in said trench.

136. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in claim 149103, wherein by said step (g), a

height of steps of said conductive film formed over said semiconductor substrate and

of said conductive film formed over said isolating element is reduced.

137. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in claim 150124, wherein by said step (h), a

height of steps of said gate electrode formed over said semiconductor substrate and

of said gate electrode formed over said isolating element is reduced.

138. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in claim 151127, wherein by said step (g), a

height of steps of said gate electrode formed over said semiconductor substrate and

of said gate electrode formed over said isolating element is reduced.

139. - 144. (Cancelled).

145. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, defined in-according to claim 149103, wherein said second

semiconductor regions are formed to a depth of approximately 150 nm from the top

of the semiconductor substrate.

May 3, 2006

146. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in according to claim 149103, wherein said

second semiconductor regions are formed to a depth of 50 to 150 nm from the top of

the semiconductor substrate.

147. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in according to claim 149103, wherein in forming

the cobalt silicide layers in said surface of said semiconductor regions, the bottom of

the cobalt silicide layers is formed to be even.

148. (Currently amended) A method of fabricating a semiconductor

integrated circuit device, as defined in according to claim 147, wherein in forming the

cobalt silicide layers in said surface of said semiconductor regions, a thickness of the

cobalt silicide layers is uniform.

149. (New) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 103, wherein said semiconductor integrated circuit device

formed has a standby current of 5.0 µA or below in actual operation.

150. (New) A method of fabricating a semiconductor integrated circuit

device, as defined in claim 124, wherein said semiconductor integrated circuit device

formed has a standby current of 5.0 µA or below in actual operation.

151. (New) A method of fabricating a semiconductor integrated circuit device, as defined in claim 127, wherein said semiconductor integrated circuit device formed has a standby current of 5.0 μA or below in actual operation.